

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

M97A

MLB

SCHEMATIC

REFERENCED FROM T18

03/11/2009

Page

Contents

Sync

1

Table of Contents

T17_MLB

2

System Block Diagram

T18_MLB

3

Power Block Diagram

DRAGON

4

BOM Configuration

M97_MLB

5

Revision History

M97_MLB

6

JTAG Scan Chain

BEN

7

FUNC TEST

M97_MLB

8

Power Aliases

BEN

9

SIGNAL ALIAS

M97_MLB

10

CPU FSB

T18_MLB

11

CPU Power & Ground

T18_MLB

12

CPU Decoupling

RAYMOND

13

eXtended Debug Port (XDP)

T18_MLB

14

MCP CPU Interface

T18_MLB

15

MCP Memory Interface

T18_MLB

16

MCP Memory Misc

T18_MLB

17

MCP PCIe Interfaces

T18_MLB

18

MCP Ethernet & Graphics

T18_MLB

19

MCP PCI & LPC

T18_MLB

20

MCP SATA & USB

T18_MLB

21

MCP HDA & MISC

T18_MLB

22

MCP Power & Ground

T18_MLB

23

MCP79 A01 Silicon Support

T18_MLB

24

MCP Standard Decoupling

T18_MLB

25

MCP Graphics Support

T18_MLB

26

SB Misc

RAYMOND

27

FSB/DDR3 Vref Margining

BEN

28

DDR3 SO-DIMM Connector A

BEN

29

DDR3 SO-DIMM Connector B

BEN

30

DDR3 Support

T18_MLB

31

Right Clutch Connector

YITE

32

VENICE CONNECTOR

YITE

33

Ethernet PHY (RTL8211CL)

SUMA

34

Ethernet & AirPort Support

SUMA

35

ETHERNET CONNECTOR

SUMA

Page

Contents

Sync

36

SATA Connectors

CHANGZHANG

37

External USB Connectors

YUAN.MA

38

Front Flex Support

YUAN.MA

39

SMC

T18_MLB

40

SMC Support

YUAN.MA

41

LPC+SPI Debug Connector

CHANGZHANG

42

M97 SMBUS CONNECTIONS

BEN

43

VOLTAGE SENSING

YUNMU

44

Current Sensing

YUNMU

45

Thermal Sensors

YUNMU

46

Fan

CHANGZHANG

47

WELLSPRING 1

YUAN.MA

48

WELLSPRING 2

YUAN.MA

49

SMS

YUNMU

50

SPI ROM

CHANGZHANG

51

AUDIO: CODEC

AUDIO

52

AUDIO: MIKEY

AUDIO

53

AUDIO: SPEAKER AMP

AUDIO

54

AUDIO: JACK

AUDIO

55

AUDIO: JACK TRANSLATORS

AUDIO

56

DC-In & Battery Connectors

JACK

57

PBUS Supply/Battery Charger

RAYMOND

58

5V/3.3V SUPPLY

RAYMOND

59

1.5V/0.75V DDR3 SUPPLY

RAYMOND

60

IMVP6 CPU VCore Regulator

RAYMOND

61

MCP VCORE REGULATOR

RAYMOND

62

CPU VTT(1.05V) SUPPLY

RAYMOND

63

MISC POWER SUPPLIES

RAYMOND

64

POWER SEQUENCING

YUAN.MA

65

POWER FETS

YUAN.MA

66

LVDS CONNECTOR

NMARTIN

67

DISPLAYPORT SUPPORT

AMASCH

68

DisplayPort Connector

AMASCH

69

LCD BACKLIGHT DRIVER

YITE

70

LCD Backlight Support

YITE

Page

Contents

Sync

71

CPU/FSB Constraints

T18_MLB

72

Memory Constraints

T18_MLB

73

MCP Constraints 1

T18_MLB

74

MCP Constraints 2

T18_MLB

75

Ethernet Constraints

T18_MLB

76

SMC Constraints

T18_MLB

77

M97 SPECIAL CONSTRAINTS

M97_MLB

78

M97 RULE DEFINITIONS

M97_MLB

8

7

6

5

4

3

2

1

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

C

681298

PRODUCTION RELEASED

03/11/09

?

POST-RAMP

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7918	1	SCHEM, MLB, M97A	SCH	CRITICAL	
820-2327	1	PCBF, MLB, M97	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS

XX ±

X.XX ±

X.XXX ±

ANGLES ±

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

MATERIAL/FINISH NOTED AS APPLICABLE

DESIGN CK

MFG APPD

DESIGNER

SCALE

SIZE

NONE

D

APPLE INC.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM, MLB, M97A

DRAWING NUMBER

051-7918

REV.

C

SHT

1

OF

109

8

7

6

5


4

3

2

1

WWW.AliSaler.Com



System Block Diagram

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
	SCALE	SHT	OF
	NONE	2	109

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9937	PCBA,MLB,BETTER,M97A	M97A_COMMON,CPU_2_0GHZ,EEE_6KM
630-9938	PCBA,MLB,BEST,M97A	M97A_COMMON,CPU_2_4GHZ,EEE_6KN,KB_BL

BOM Groups

BOM GROUP	BOM OPTIONS
M97A_COMMON	COMMON,ALTERNATE,M97A_MCP,M97A_MISC,M97A_DEBUG_PROD,M97A_PROGPARTS
M97A_MCP	MCP_B02,MCP_PROD,MEMRESET_HW,MEMRESET_MCP,BOOT_MODE_USER,MCPSEQ_SMC,MCP_CS1_NO
M97A_MISC	ONEWIRE_PU,BKLT_PIL_NOT,DP_ESD,PROD_BMON,MIKEY
M97A_PROGPARTS	BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG
M97A_DEBUG_ENG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TFAD_DEBUG
M97A_DEBUG_PVT	SMC_DEBUG_YES,XDP,LPCPLUS,NO_VREFMRGN
M97A_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3693	1	PDC,SLDBE,FREQ,2.0,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3680	1	PDC,SLBAN,FREQ,2.4,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
338S0635	1	IC,GMCP,MCP79,35X35MM,BGA1437,B02	U1400	CRITICAL	MCP_B02

Programmable Parts

338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HP	U4900	CRITICAL	SMC_BLANK
341S2444	1	IC,SMC,M97A	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2440	1	IC,PRGRM,EPI BOOTROM,UNLOCK,M97A	U6100	CRITICAL	BOOTROM_PROG
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97A	U4800	CRITICAL	IR_PROG
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2348	1	IC,WELLSPRING CONTROLLER,M97A	U5701	CRITICAL	WELLSPRING_PROG

LOCKED M97A BOOTROM IS 341S2442

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
152S0694	152S0138		ALL	MAGLAYERS AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
353S1381	353S1912		ALL	INTERMIL XSL40002 AS ALTERNATE
337S3646	337S3693		ALL	NO CPU AS ALTERNATE FOR R0 CPU
337S3639	337S3680		ALL	NO CPU AS ALTERNATE FOR R0 CPU
341S2287	341S2444		ALL	M97 SMC AS ALTERNATE
341S2285	341S2440		ALL	M97 BOOTROM AS ALTERNATE

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6KM]	CRITICAL	EEE_6KM
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6KN]	CRITICAL	EEE_6KN

Top

2

3

4

5

6

7

8

9

10

11

BOTTOM

SIGNAL

GROUND

SIGNAL(High Speed)

SIGNAL(High Speed)

GROUND

POWER

POWER

GROUND

SIGNAL(High Speed)

SIGNAL(High Speed)

GROUND

SIGNAL

8

7

6

5

4

3

2

1

BOM Configuration

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

SCALE NONE

DRAWING NUMBER 051-7918


SHT 4 OF 109


REV. C

WWW.AliSaler.Com

8		7		6		5		4		3		2		1	
Revision History															
BOM CHANGES FROM M97:															
<div><div><div>- REMOVE U5850, L5850, R5854, R5855, C5850, C5855, J5815 ON BETTER BOM.</div><div>- STUFF R5932</div><div>- CHANGE R6302 FROM 10K(114S315) TO 1K(114S0218).</div><div>- STUFF L6300</div><div>- NOSTUFF L6301</div><div>- UPDATE CPU APNS TO R0 STEPPING</div><div>- UPDATE R97A 630 NUMBERS AND SEE CODES AND 051 NUMBER.</div><div>- UPDATE 341 NUMBERS FOR SMC AND BOOTROM.</div><div>- CHANGE U3700 FROM 3850570 TO 3850594. REALTEK PHY WITH ALDPS FIXED.</div><div>- ADD MOLEX SODIMM CONNECTORS AS ALTERNATE</div><div>- CHANGE R9717 R9722 FROM 11 OHM(116S0198) TO 0OHM(116S0004).</div><div>- CHANGE R9730 FROM 0.1OHM(114S0538) TO 0OHM(116S0004).</div><div>- CHANGE J3900 FROM 514-0596 TO 514-0636</div><div>- CHANGE J4600 AND J4610 FROM 514-0608 TO 514-0638.</div><div>- CHANGE J9400 FROM 514-0610 TO 514-0637</div><div>- ADD INTERSIL 13160002(353S1381) AS ALTERNATE FOR TI REF3333(353S1912).</div></div></div>															

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

C		
SYNC_MASTER=M97_MLB		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE D	DRAWING NUMBER 051-7918
	SCALE NONE	SHT 5 OF 109
		REV. C



JTAG Scan Chain

SYNC_MASTER=BEN

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		6	109

8	7	6	5	4	3	2	1
Functional Test Points							
D	Fan Connectors		RIGHT CLUTCH CONN		DEBUG VOLTAGE		
	PP5V S0	PP5V S3 BT CAMERA F	TRUE	PPV CORE S0 CPU	TRUE	PPC PUV TT S0	TRUE
	FAN RT PWM	PCIE MINI D2R P	TRUE	PPV CORE S0 MCP	TRUE	PP0V75 S0	TRUE
	FAN RT TACH	PCIE MINI R2D P	TRUE	PP1V05 S0	TRUE	PP1V05 S0	TRUE
	(NEED TO ADD 3 GND TP)	PCIE MINI R2D N	TRUE	PP1V5 S0	TRUE	PP1V8 S0	TRUE
	MIC FUNC TEST	PCIE CLK100M MINI CONN P	TRUE	PP1V8 S0	TRUE	PP5V RT S0	TRUE
	MIC HI CONN	PCIE CLK100M MINI CONN N	TRUE	PP3V3 S0	TRUE	PP1V5 S3	TRUE
	MIC LO CONN	USB CAMERA CONN P	TRUE	PP3V3 S3	TRUE	PP5V LT S3	TRUE
	MIC SHLD CONN	USB CAMERA CONN N	TRUE	PP3V3 S5	TRUE	PP1V1R1V05 S5	TRUE
		PP5V WLAN	TRUE	PP3V3 S5	TRUE	PP3V42 G3H	TRUE
C	SPEAKER FUNC TEST	PCIE WAKE L	TRUE	PPBUS G3H	TRUE	PP3V3 ENET PHY	TRUE
	SPKRAMP L N OUT	SMBUS SMC A S3 SCL	TRUE	PP3V3 ENET PHY	TRUE	PP1V2R1V05 ENET	TRUE
	SPKRAMP L P OUT	SMBUS SMC A S3 SDA	TRUE	PP3V3 G3 RTC	TRUE	PP5V WLAN	TRUE
	SPKRAMP R N OUT	CONN USB2 BT P	TRUE	PP5V SW ODD	TRUE	PP5V S0 HDD FLT	TRUE
	SPKRAMP R P OUT	CONN USB2 BT N	TRUE	PP3V3 S5 AVREF SMC	TRUE	PP3V3 S3 LDO	TRUE
	SPKRAMP SUB N OUT	MINI CLKREQ O L	TRUE	PP18V5 S3	TRUE	PP3V3 LCDVDD SW F	TRUE
	SPKRAMP SUB P OUT	MINI RESET CONN L	TRUE	PP3V3 S3 LDO	TRUE	PPVOUT S0 LCDBKLT	TRUE
		(NEED TO ADD 3 GND TP)		PP3V3 LCDVDD SW F	TRUE	BKL VREF 4V9	TRUE
				PPVOUT S0 LCDBKLT	TRUE	PP4V6 AUDIO ANALOG	TRUE
				BKL VREF 4V9	TRUE	SMC PM G2 EN	TRUE
B	THERMAL FUNC TEST	SATA HDD CONN	TRUE	PP4V6 AUDIO ANALOG	TRUE	PM SLP S4 L	TRUE
	MCP THMSNS D2 P	PP5V S0 HDD FLT	TRUE	SMC PM G2 EN	TRUE	PM SLP S3 L	TRUE
	MCP THMSNS D2 N	SATA HDD R2D P	TRUE	PM SLP S4 L	TRUE		
		SATA HDD R2D N	TRUE				
		SATA HDD D2R C P	TRUE				
		SATA HDD D2R C N	TRUE				
		SATA ODD R2D P	TRUE				
		SATA ODD R2D N	TRUE				
		(NEED TO ADD 4 GND TP)					
A	LVDS FUNC TEST	IPD FLEX CONN	TRUE	PSOC MISO	TRUE		
	PP3V3 LCDVDD SW F	PP3V3 S3 LDO	TRUE	PSOC MOSI	TRUE		
	PP3V3 S0 LCD F	PP18V5 S3	TRUE	PSOC SCLK	TRUE		
	PPVOUT S0 LCDBKLT	TPAD GND F	TRUE	SMBUS SMC A S3 SDA	TRUE		
	LVDS IG DDC CLK	Z2 CS L	TRUE	SMBUS SMC A S3 SCL	TRUE		
	LVDS IG DDC DATA	Z2 DEBUG3	TRUE	PSOC F CS L	TRUE		
	LVDS IG A DATA N<0>	Z2 MOSI	TRUE	PICKB L	TRUE		
	LVDS IG A DATA P<0>	Z2 MISO	TRUE				
	LVDS IG A DATA N<1>	Z2 SCLK	TRUE				
	LVDS IG A DATA P<1>	Z2 BOOST EN	TRUE				
	LVDS IG A DATA N<2>	Z2 HOST INTN	TRUE				
	LVDS IG A DATA P<2>	Z2 BOOT CFG1	TRUE				
	LVDS IG A DATA N<3>	Z2 CLKIN	TRUE				
	LVDS IG A DATA P<3>	Z2 KEY ACT L	TRUE				
	LVDS IG A CLK F N	Z2 RESET	TRUE				
	LVDS IG A CLK F P	PSOC MISO	TRUE				
	LED RETURN 1	PSOC MOSI	TRUE				
	LED RETURN 2	PSOC SCLK	TRUE				
	LED RETURN 3	SMBUS SMC A S3 SDA	TRUE				
	LED RETURN 4	SMBUS SMC A S3 SCL	TRUE				
	LED RETURN 5	PSOC F CS L	TRUE				
	LED RETURN 6	PICKB L	TRUE				
	(NEED TO ADD 5 GND TP)						
	SATA ODD CONN	KEYBOARD CONN	TRUE				
	PP5V SW ODD	PP3V3 S3	TRUE				
	SMC ODD DETECT	PP3V42 G3H	TRUE				
	SATA ODD D2R C P	WS KBD1	TRUE				
	SATA ODD D2R C N	WS KBD2	TRUE				
	SATA ODD R2D P	WS KBD3	TRUE				
	SATA ODD R2D N	WS KBD4	TRUE				
	(NEED TO ADD 4 GND TP)	WS KBD5	TRUE				
		WS KBD6	TRUE				
		WS KBD7	TRUE				
	DC POWER CONN	WS KBD8	TRUE				
	PP18V5 DCIN FUSE	WS KBD9	TRUE				
	ADAPTER SENSE	WS KBD10	TRUE				
	(NEED TO ADD 4 GND TP)	WS KBD11	TRUE				
		WS KBD12	TRUE				
		WS KBD13	TRUE				
		WS KBD14	TRUE				
		WS KBD15 CAP	TRUE				
		WS KBD16 NUM	TRUE				
		WS KBD17	TRUE				
	BATT POWER CONN	WS KBD18	TRUE				
	PPVBAT G3H CONN F	WS KBD19	TRUE				
	GND BATT CONN	WS KBD20	TRUE				
	SMBUS SMC BSA SCL	WS KBD21	TRUE				
	SMBUS SMC BSA SCL	WS KBD22	TRUE				
	SMC BS ALRT L	WS KBD23	TRUE				
		WS KBD ONOFF L	TRUE				
		WS LEFT SHIFT KBD	TRUE				
		WS LEFT OPTION KBD	TRUE				
		WS CONTROL KBD	TRUE				
	BATT SIGNAL CONN	(NEED TO ADD 1 GND TP)					
	PP3V42 G3H	KBD BACKLIGHT CONN	TRUE				
	SMBUS SMC BSA SCL	KBDLED ANODE	TRUE				
	SMBUS SMC BSA SCL	(NEED TO ADD 2 GND TP)					
	SMC BIL BUTTON DB L						
	FRONT FLEX CONN						
	PP3V42 G3H LIDSWITCH R						
	PP5V S3 IR R						
	IR RX OUT						
	SMC LID R						
	SYS LED ANODE R						
	(NEED TO ADD 2 GND TP)						
FUNG TEST							
SYNC_MASTER=M97_MLB							
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
APPLE INC.				D			
SCALE				NONE			
SHT				7			
OF				109			
REV.				C			







SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU FSB

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7918

REV. C

SCALE NONE

SHT 10

OF 109

D

C

B

A

D


C

B

A

SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.



CPU Power & Ground

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7918		c
SCALE		SHT	OF	REV.
NONE		11	109	

D

C

B

A

D


C

B

A


CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling

SYNC_MASTER=RAYMOND SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	12	109

D

C

B

A


D

C

B

A

MCP79-specific pinout



SYNC FROM T18
CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625
RENAME JTAG_MCP_TDO TO JTAG_MCP_TDO_CONN
RENAME XDP_TDO TO XDP_TDO_CONN

eXtended Debug Port (XDP)

SYNC_MASTER=T18_MLBSYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		13	109





D

C

B

A

D

C

B

A



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Memory Misc

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	16	109







MCP PCI & LPC

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE		SHT	OF
NONE		19	109





MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB

SYNC_DATE=03/08/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7918		c
SCALE		SHT	OF	
NONE		24	109	





MCP Graphics Support

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		26	109

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMRGN
- NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


MEM A VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

CPU FSB VREF
C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	29	109



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

DDR3 SO-DIMM Connector A

SYNC_MASTER=BIN SYNC_DATE=06/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
	SCALE	SHT	OF
	NONE	31	109



APPLE INC.

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:


- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:




(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

803 =PP1V5_S3_MEM_B






2701 PP0V75_S3_MEM_VREFDQ_B



DDR3 GROUND RETURN CAPS (MCP SIDE)

887 =PP1V5_S0_MEM_MCP



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYNC_MASTER=BBN SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7918 REV. C

SCALE NONE SHT 32 OF 109



5V S3 WLAN FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

Right Clutch Connector

SYNC_MASTER=YITE

SYNC_DATE=04/22/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	NONE	SHT	OF
		34	109



D

C

B


A

D

C

B

A



Configuration Settings:


PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA SYNC_DATE=05/23/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	37	109

D

C

B

A

D

C


B

A

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)


CRITICAL

Q3810
NTR4101P
SOT-23-HP



MOBILE:
Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.


1.05V ENET FET



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	38	109



ETHERNET CONNECTOR

SYNC_MASTER=SUMA

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		39	109


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A

 APPLE INC.

SIZE D	DRAWING NUMBER 051-7918	REV. C
SCALE NONE	SHT 45 OF 109	

D

C

B

A


D

C


B

A


Port Power Switch




USB/SMC Debug Mux



USB PORT A (FRONT PORT)




USB PORT B (BACK PORT)




External USB Connectors

SYNC_MASTER=YUAN.MA		SYNC_DATE=01/18/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	46	109



Front Flex Support

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE		SHT	OF
NONE		48	109







LPC+SPI Connector

Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP

MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX

SPI Frequency Clamp

ENSURES MCP79 SPI_DO OR SPI_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.

SPI MUX BYPASS

LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7918 REV. C

SCALE NONE SHT 51 OF 109



M97 SMBUS CONNECTIONS

SYNC_MASTER=BEN SYNC_DATE=04/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	NONE	SHT	OF
		52	109



VOLTAGE SENSING		
SYNC_MASTER=YUNWU		SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHT 53 OF 109



D




C



B

AA



D

C

B

A


D

C


B

A

Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Analog SMS



Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

SMS

SYNC_MASTER=YUNWU SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	59	109

D

C

B

A


D

C

B

A

MIKEY RECEIVER CKT



AUDIO: MIKEY

SYNC_MASTER=AUDIO SYNC_DATE=07/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7918

REV.


c

SHT

63

OF

109



MIC CONNECTOR
APN:518S0520

SPEAKER CONNECTOR
APN:518S0519

MIC EMI FILTER

AUDIO: JACK

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	67	109





PBUS SUPPLY / BATTERY CHARGER



PBUS Supply/Battery Charger
SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE D DRAWING NUMBER 051-7918 REV. C

SCALE NONE SHT 70 OF 109

5V_RT/3.3V POWER SUPPLY

$$VOUT = (2 * RA / RB) + 2$$

$$VOUT = (2 * RC / RD) + 2$$



PWM FREQ. = 300 KHZ
MAX CURRENT = 4A

PWM FREQ. = 375 KHZ
MAX CURRENT = 4A

SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.

5V/3.3V SUPPLY

SYNC_MASTER=RAYMOND

SYNC_DATE=02/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		72	109

D

BA



DPRSLPVR	DPRSTP*	PSI*	OPERATION MODE
0	1	1	2-PHASE CCM
0	1	0	1-PHASE CCM
1	0	1	1-PHASE DCM
1	0	0	1-PHASE DCM

PWM FREQ. = 300 KHZ
MAX CURRENT = 44A
LOAD LINE SLOPE = -2.1 MV/A

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM

IMVP6 RTN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator
SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	74	109

MCP VCORE/5V_S3 LEFT REGULATOR



MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0383	1	RES,MTL FILM,1/16W,49.9K,1,0402,SMD,LF	R7570		MCP_A01
114S0401	1	RES,MTL FILM,1/16W,78.7K,1,0402,SMD,LF	R7571		MCP_A01
114S0484	1	RES,MTL FILM,1/16W,549K,1,0402,SMD,LF	R7580		MCP_A01
114S0454	1	RES,MTL FILM,1/16W,274K,1,0402,SMD,LF	R7581		MCP_A01
114S0423	1	RES,MTL FILM,1/16W,133K,1,0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1,0402,SMD,LF	R7570		MCP_A01P&MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.5K,1,0402,SMD,LF	R7571		MCP_A01P&MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1,0402,SMD,LF	R7580		MCP_A01P&MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1,0402,SMD,LF	R7581		MCP_A01P&MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7582		MCP_A01P&MCP_A01Q

Rev A01 Production			
VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V


M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:
Added C7568 bulk cap on output.
Tied TON to REF.
Changed Q7510 to 376S0674.
C7500 changed to 138S0638.
L7560 changed from T18 MLB inductor to 152S0782.
Changed Q7565 to 376S0637.
Changed R7514 to 280K, R7564 to 180K.

MCP VCORE REGULATOR		
SYNC_MASTER=RAYMOND	SYNC_DATE=01/31/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7918	REV. C
SCALE NONE	SHT 75	OF 109


D

DC

1.8V S0 SWITCHER



MCP 1.05V_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage

PART NUMBER, DESCRIPTION, REFERENCE, CRITICAL, BOM OPTION						
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
VOUT = 1.102V	114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781	MCP	A01&MCP_A01P&MCP_A01Q

MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND	SYNC_DATE=01/23/2008	
---------------------	----------------------	--

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------


051-7918

c

SCALE	

SCALE	

SHT



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

POWER SEQUENCING

SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	78	109



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)

1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)

1.5V S0 FET

MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

1.05V S0 FET


MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	30 MOHM @4.0V VGS
LOADING	1.1A (EDP)

POWER FETS


SYNC_MASTER=YUAN.MA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7918	REV.	C
SCALE	NONE	SHT	79	OF	109



LVDS CONNECTOR

SYNC_MASTER=NMASSYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE		SHT	OF
NONE		90	109

D

C

B

A

D

C

B

A

8

7

6

5


4

3

2

1

1886	=MCP_HDMI_TXC_P	DP_ML_P<3>	68C8_73C3
1886	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE 68C8_73C3
1886	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE 68A8
18A3	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	67C8
18A3	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE 67C8



DISPLAYPORT SUPPORT

SYNC_MASTER=AMASON

SYNC_DATE=04/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7918

REV.

c

SCALE

NONE

SHT

93

OF

109

8

7

6

5


4

3

2

1

Port Power Switch



DisplayPort Connector

SYNC_MASTER=AMASON SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7918 REV. C

SCALE NONE SHT 94 OF 109





LCD Backlight Support

SYNC_MASTER=YITE SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		98	109

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	10C4 14D3
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	10C4 14D6
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	10C4 14D6
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	10C4 14D6
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	1084 10C4 14C3 14D3
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	1084 14D6
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	1084 14D6
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	1084 14D6
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	10C2 1483 14C3
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	10C2 14D6
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	10C2 14D6
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	10C2 14D6
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	1082 10C2 1483
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	1082 14D6
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	1082 14D6
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	1082 14D6
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	10D8 14C6 14D6
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10D8 1486
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	10D8 1486
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	10C8 10D8 14C6
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	10C8 1486
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	10D6 1486
FSB_BREQ0_1	FSB_50S	FSB_1X	FSB BREQ0 L	982 10D6 1486
FSB_BREQ1_1	FSB_50S	FSB_1X	FSB BREQ1 L	1486
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10D6 1486
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10D6 1483
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10D6 1486
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10D6 1483
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10D6 1486
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	10D6 1486
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	10D6 1486
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	10D6 1486
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	982 10D6 13C2 14A3
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10D6 14A6
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10D6 1486
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10C8 14A3
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9C2 1084
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10C8 1487
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNNR L	10C8 14A3
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10D6 14A3
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	982 10C8 14A3
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	982 1088 14A3
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10C5 1486 40D4 60C8
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	1082 13C7 14A3
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	1088 14A3
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10C8 14A3
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM THERMTRIP L	10C6 1487 40C4
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	1082 14A3
CPU_FERR_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	1082 14A3
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9C2 1082 14A3 60C7
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	1082 14A3
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14A6
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	1086 1483
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	1086 1483
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13C3 1483
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13C3 1483
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14A4
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14A4
CPU_FERR_L	CPU_50S		CPU IERR L	10D6
PM_DPSRLPVR	CPU_50S	CPU_AGTL	PM DPSRLPVR	21C7 60D8
(See above)	CPU_50S	CPU_AGTL	IMVP DPSRLPVR	60C7
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	1084 2781
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	1083
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	1083
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	1083
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	1083
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6C6 1086 10C6 1383
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6C4 1086 10C6
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6C6 6C7 1086 10C6 1383
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6C6 6C6 10A6 10C6 1386
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6C6 6C7 10A6 10C6 1383
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10C6 13C6
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10C5 13C6
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13C4
	CPU_50S	CPU_8MIL	CPU VID<6..0>	1186 60C7
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	1185 60A5
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11A5 60A5
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

CPU/FSB Constraints

SYNC_MASTER=T18_MLB

SYNC_DATE=01/04/2008

REV. C

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

051-7918

C

SCALE

SHT

100

OF

109

WWW.AliSaler.Com

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	1585 28C5 28C7
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	1585 28C5 28C7
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15A5 28D5 28D7
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	1585 28C5 28C7
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	1585 28C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	1585 15C5 28C5 28C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15C5 28C5 28C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15C5 28C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15C5 28C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15C5 28C7
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	1587 28C2 28C4 28D2 28D4
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	1587 28C2 28C4
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	1587 15C7 28B2 28B4 28C2 28C4
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15C7 28C2 28C4
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15C7 28B5 28B7 28C5 28C7
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15C7 15D7 28B5 28B7
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15D7 28B5 28B7
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15D7 28A5 28A7 28B5 28B7
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15A7 28C4
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15A7 28C2
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	1587 28B4
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	1587 28C2
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	1587 28B5
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	1587 28B7
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	1587 28B5
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	1587 28A7
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15D5 28C2
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15D5 28D2
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15D5 28C4
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15D5 28C4
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15D5 28B2
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15D5 28C2
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15D5 28C4
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15D5 28C4
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15D5 28B7
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15D5 28B7
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15D5 28B5
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15D5 28B5
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15D5 28B7
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15D5 28B7
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15D5 28A5
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15D5 28A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	1581 29C5 29C7
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	1581 29C5 29C7
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15A1 29D5 29D7
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	1581 29C5 29C7
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	1581 29C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	1581 15C1 29C5 29C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15C1 29C5 29C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15C1 29C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15C1 29C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15C1 29C7
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	1583 29C2 29C4 29D2 29D4
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	1583 29C2 29C4
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	1583 15C1 29C2 29C4
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15C3 29B2 29B4 29C2 29C4
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15C3 29B5 29B7 29C5 29C7
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15C3 15D3 29B5 29B7
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15D3 29B5 29B7
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15D3 29A5 29A7 29B5 29B7
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15A3 29C4
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15A3 29C2
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	1583 29C2
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	1583 29B4
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	1583 29B5
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	1583 29B7
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	1583 29B5
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	1583 29A7
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15D1 29C2
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15D1 29D2
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15D1 29C4
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15D1 29C4
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15D1 29C4
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15D1 29C4
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15D1 29B2
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15D1 29C2
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15D1 29B7
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15D1 29B7
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15D1 29B5
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15D1 29B5
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15D1 29B7
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15D1 29B7
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15D1 29A5
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15D1 29A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16C6
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16C6

Memory Constraints

SYNC_MASTER=T18_MLB

SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

051-7918

c

NONE

SHT

101

OF

109

8

7

6

5

4

3

2

1

WWW.AliSaler.Com

[illegible]

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints


[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	1806
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	1806
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R	1803 34A5
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	3386 34A3
	ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET INTR L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	1803 3386
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	1803 3386
	ENET_PWDOWN_I	ENET_MII_55S	ENET_MII	ENET PWRDWN L	
		ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R	3304
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK	1806 3301
		ENET_MII_55S	ENET_MII	ENET RXD R<3..0>	3304
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0>	1806 3301
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1>	1806 3301
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL	1806 3381
		ENET_MII_55S	ENET_MII	ENET RXCTL R	3384
		ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK R	3306
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK	1803 3308
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0>	1803 3306
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1>	1803 3306
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL	1803 3386
		ENET_MII_55S	ENET_MII	ENET RESET L	1803 3387
	ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	3383 3587 3507
		ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	3383 3587 3507
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN P<3..0>	3584 3504 3505
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN N<3..0>	3584 3504 3505

Ethernet Constraints	
SYNC_MASTER=T18_MLB	SYNC_DATE=03/19/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHT 104	OF 109



8

7

6

5

4

3

2

1



8		7		6		5		4		3		2		1	
M97 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS															
BOARD LAYERS								BOARD AREAS				BOARD UNITS (MIL OR MM)		ALLEGRO VERSION	
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM								NO_TYPE, BGA_P1MM				MM		15.5.1	
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	=50_OHM_SE		0.100MM		30 MM		0 MM		0 MM			
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.090 MM		0.090 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.115 MM		0.115 MM									
50_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.165 MM		0.100 MM									
40_OHM_SE		*	Y	0.126 MM		0.100 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.310 MM		0.310 MM									
27P4_OHM_SE		*	Y	0.222 MM		0.222 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
70_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.151 MM		0.100 MM		=STANDARD		0.224 MM		0.224 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM		0.100 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
90_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.095 MM		0.095 MM				0.234 MM		0.234 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.112 MM		0.112 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.075 MM		0.075 MM				0.244 MM		0.244 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.091 MM		0.091 MM				0.230 MM		0.230 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF_HDD		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF_HDD		ISL3, ISL4, ISL9, ISL10	Y	0.083 MM		0.083 MM				0.400 MM		0.400 MM			
100_OHM_DIFF_HDD		TOP, BOTTOM	Y	0.095 MM		0.095 MM				0.400 MM		0.400 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.075 MM		0.075 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
1:1_DIFFPAIR		*	Y	=STANDARD		=STANDARD		=STANDARD		0.1 MM		0.1 MM			